Design and Implementation of Advanced Encryption Algorithm with FPGA and ASIC

Leelavathi.G[1], Prakasha S[2], Shaila K[3], Venugopal K R[4], L M Patnaik[5]

[1]Assistant Professor, Govt.SKSJTI E&C Department,Bangalore.
[2]Lecturer E&C Department SCT Polytechnic ,Bangalore
[3]Professor and Head,Vivekananda Institute of Technology,E&C Department,Bangalore
.[3]Principal, University [4]Visvesvaraya College of Engineering, Bangalore, India
[5]Honorary Professor, Indian Institute of Science, Bangalore, India

Abstract- *A public domain encryption standard is subject to continuous, vigilant, expert cryptanalysis. AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128-bit block is encrypted by transforming it in a unique way into a new block of the same size. To implement AES Rijndael algorithm on FPGA using Verilog and synthesis using Xilinx, Plain text of 128 bit data is considered for encryption using Rijndael algorithm utilizing key. This encryption method is versatile used for military applications. The same key is used for decryption to recover the original 128 bit plain text. For high speed applications, the Non LUT based implementation of AES S-box and inverse S-box is preferred. Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.21 mW of power for the core area of 332128.742 μm^2.*

Keywords: *Encryption, Decryption Rijndael algorithm, FPGA implementation, Physical Design.*

1. Introduction

The Rijndael proposal for AES defined a cipher in which the block length and the key length can be independently specified to be 128, 192, or 256 bits. The AES specification uses the same three key size alternatives but limits the block length to 128 bits. A number of AES parameters depend on the key length as shown in Table 1

Table 1 AES parameters

Key Size (Words/Bytes/Bits)	4/16/128	6/24/192	8/32/256
Plaintext Block Size (Words/Bytes/Bits)	4/16/128	4/16/128	4/16/128
Number Of Rounds	10	12	14
Round Key Size (Words/Bytes/Bits)	4/16/128	4/16/128	4/16/128
Expanded Key Size (Words/Bytes)	44/176	52/208	60/240

2. Related Work

An overview of crypt analysis research for the advanced encryption standard is explained by Alan Kaminsky, et al. Linear Cryptanalysis exploits approximate linear relationships that exist between inputs and outputs of a function block [2]. In the

case of a block Cipher, linear combinations of plaintext patterns and linear combinations of Cipher text patterns are compared to linear combinations of key bits. Differential cryptanalysis exploits relationships that exist between differences in the input and output of a function block [3]. The advantages of a software implementation include ease of use, ease of upgrade, portability, and flexibility. However, a software implementation offers only limited physical security, especially with respect to key storage, [4]. Conversely, cryptographic algorithms (and their associated keys) that are implemented in hardware are, by nature, more physically secure, as they cannot easily be read or modified by an outside attacker [4]. AES that was implemented in HDL, led to the use of a bottom-up design and test methodology [5]. Arithmetic operations, architectural requirements, scalability and cost are widely considered in [6][7]. Shuenn-Shyang Wang et al. [8] proposes an efficient FPGA implementation of AES.

The hardware-based implementation of AES Rijndael algorithm [9] is required because it can be more secure and consumes less power than software implementation. F.X.Standaert et al. [10] proposes a methodology to efficiently implement block cipher within commercially available FPGA and it is applied to design AES Rijndael which is shown to improve previously reported results in terms of hardware cost, throughput or efficiency. W.Mc Loone et al. [11] presented a FPGA encryptor design that utilizes look-up table to implement the entire AES Rijndael round function. This is a more efficient FPGA implementation of AES Rijndael algorithm. Every component of AES algorithm is optimally designed to reduce the critical path and chip area.

Zhang and Parhi [12] have suggested new implementation of multiplicative inverse in GF (2^4)

for realizing S-box and inverse S-box using arithmetic in $GF((2^4)^2)$ which is further decomposed into $GF(((2^2)^2)^2)$. Zhang and Parhi[12] have also described efficient MixColumns and Inverse MixColumns implementation and evaluated the complete architecture for realizing fully unrolled AES implementation on FPGAs using 'on the fly' pipelined key schedule. Liu and Parhi [14] proposed pre-computation techniques using which some computation in the critical path is eliminated to further reduce the critical path of the composite field arithmetic based S-box.

Choosing the suitable value for the subfield reducing polynomial was investigated extensively by O'driscoll. through a method which computes all possible Cyclotomic Cosets over 2 of degree 4 in $GF(2^8)$ he concluded that there were only three choices for a reducing polynomial in the subfield $GF(2^4)$ [19]. Most implementations conventionally make use of the memory intensive look up table approach for Substitute Byte/Inverse Substitute Byte block implementations resulting in an unbreakable delay [21].

3. Problem definition

Implementation of AES- IP Core for 128 bit by employing a memory less combinational design for the generation of S-box and Inverse S-box. As an alternative to achieve higher speeds by eliminating memory access delay while reducing overall area occupied and power consumed by the AES core.

4. Design methodology of AES algorithm

The two basic hardware design methodologies currently available are Language-Based (High-Level) design and Schematic Based (Low-Level) design. Language-Based design relies upon synthesis tools to implement the desired hardware. While synthesis tools continue to improve, they

IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013
ISSN: 2320 - 8791
www.ijreat.org

rarely achieve the most optimized implementation in terms of both area and speed when compared to a schematic implementation. As a result, synthesized designs tend to be (slightly) larger and slower than their schematic based counterparts. Additionally, implementation results can greatly vary depending on the synthesis tool as well as the design being synthesized.

## 4.1 Block Diagram - Encryption

Figure 2.1 AES Encryption Block Diagram

The encryption component processes plain text – 128 bit, round key schedule and produces the encrypted cipher text – 128 bit depending on the control signals as follows, i.e., In Encryption mode of operation load will be forced to 1 to load the plain text - 128 bit and key schedule – 128 bit. Reset will be made 1, after loading the data, load will be forced to zero to process the internal blocks, Subbytes, shift rows, and mix column after 10 rounds of process, done signal goes to high and encrypted output is available in the output register.

4.2 Decryption

Figure 2.2 AES Decryption Block Diagram

The decryption component process encrypted data (cipher text – 128 bit) and encrypted key – 128 bit which has obtained in the 10^{th} round operation of encryption and produces the decrypted output (plain text – 128 bit) and the key - 128 bit (which has been used in the initial round operation of encryption process). Depending upon the control signals, In decryption mode of operation load will be forced to 1 to load Encrypted input data 128 bit and key schedule 128 bit and reset is made as 1 after loading the inputs load is made to zero and internal blocks inverse shift rows, inverse substitute byte and inverse mix columns are processed after 10 round of operation, done signal will goes to high and decrypted output will be available in the output register.

5.   Verilog Implementation

The Verilog HDL is an IEEE standard hardware description language. It is widely used in the design of digital integrated circuits. Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis and for logic synthesis [18]. Verilog HDL allows designers to design at various levels of abstraction like register transfer level, gate level and switch level. Verilog is used as an input for synthesis programs which will generate a gate-level description for the circuit. Xilinx ISE 13.2 is a software tool developed by Xilinx for synthesis and analysis of HDL designs.

## 6.   Simulation Result Using Model sim

Figure 6.1 Simulation Result for both Encryption and Decryption

Figure 6.1 shows the simulation results using ModelSim for AES-128 bit by considering the following inputs.

Plain Text – 00112233445566778899aabbccddeeff

Key Input – 000102030405060708090a0b0c0d0e0f

The following Encrypted output obtained is as shown.

Cipher Key –
13111d7fe3944a17f307a78b4d2b30c5

Cipher Text –
69c4e0d86a7b0430d8cdb78070b4c55a

7.   FPGA Implementation of the Design

Figure 7.0 RTL Schematic of AES-128bit

Figure 7.0 shows the RTL schematic of AES-128bit which comprises of AES Encryption and Decryption.

Table 2. Device Utilization Summary of AES Encryption

Device Utilization Summary (estimated values)				[-]
Logic Utilization	Used	Available	Utilization	
Number of Slices	2439	4656	52%	
Number of Slice Flip Flops	2252	9312	24%	
Number of 4 input LUTs	4229	9312	45%	
Number of bonded IOBs	17	232	7%	
Number of GCLKs	1	24	4%	

Table 2 Shows the Device Utilization Summary of AES Encryption it comprises of Add Round Key schedule Substitute Byte, Mix Column.

Table 3 Device Utilization Summary of AES Decryption

Device Utilization Summary (estimated values)				[-]
Logic Utilization	Used	Available	Utilization	
Number of Slices	2635	4656	56%	
Number of Slice Flip Flops	2252	9312	24%	
Number of 4 input LUTs	4647	9312	49%	
Number of bonded IOBs	17	232	7%	
Number of GCLKs	1	24	4%	

Table 3 above Shows the Device Utilization Summary of AES Decryption it comprises of Add Round Key Schedule Inverse-Substitute Byte, Inverse-Mix Column.

8. Hardware results

Fig 6.1Snap Shot of Cipher Key, Plain text, recovered plain text, recovery key on FPGA

The figure 6.1 shows the recovered plain text and original key displayed concidering the following encrypted inputs to the decrypter.

Encrypted Input to the decrypter –

69c4e0d86a7b0430d8cdb78070b4c55a

Input key to the decrypter –

13111d7fe3944a17f307a78b4d2b30c5

9. ASIC implementation of the design

The designs AES is synthesized using Cadence RTL compiler and the steps involved in the synthesis of the design are similar to the logic synthesis in Xilinx.

Total area of standard cells	331948.109 um^2
Total area of standard cells(subtracting physical cells)	233473.363 um^2
Total area of macros	0.000 um^2
Total area of core	332128.742 um^2
Total area of chip	381630.419 um^2

Table 4 Area Report of AES Core in Physical Design

10. Physical design of AES 128bit

The first step in the physical design flow is floor planning. Followed by Partitioning, which is a process of dividing the chip into small blocks. After partitioning, Placement is performed in four optimization phases:

1. Pre-Placement optimization
2. In placement optimization
3. Post placement optimization (PPO) before clock tree synthesis (CTS)
4. PPO after CTS.

The goal of clock tree synthesis (CTS) is to minimize skew and insertion delay. After Routing Physical verification checks the correctness of the layout design. Once the design has been physically verified, optical-lithography masks are generated for manufacturing. The layout is represented in the GDSII stream format that is sent to a semiconductor fabrication plant.

As described above the first step in physical design is importing the design files and libraries, then floor plan, where the area allocated for the design on the chip will be decided and the power planning for the design will be done. The next step is special routing to provide power to the standard cells. The next step is the placement of standard cells.


Figure 10.1 Physical Layout of a AES after Standard Cell Placement

The design is further checked for DRC, ARC and ERC and the GDSII file has been extracted. The Figure 10.2 shows the complete physical layout of the AES core after Timing Analysis and Routing.


Figure 10.2 Physical Layout of AES Core

10.1 Throughput calculation

Maximum output required time after clock (T) = $4.496\ ns$

Frequency (F) = $\frac{1}{T} = \frac{1}{4.496\ ns}$ = 222.41 MHz.

Throughput for 128 bit AES = $\frac{128\ X\ F}{10}$ = 2.84 Gbps.

11.   Comparison Results

Table 5. FPGA Comparison Table for Frequency and Throughput

Design	Device	Fmax (Mhz)	throughput (Gbps)	Slices	Mbps/slice
Elbirt el al*	XCV1000-4	31.8	0.4070	10992	0.0376
Monica liberatori et al#	XC3S500E-4FG320	9.375	0.120	1643	0.0730
Ours	XC3S500E-4FG320	222.41	2.846	2439	1.166

Table 6. ASIC Comparison Table for Area and Power

Design	Area	Power
Sumanth Kumar Reddy S et al.$	2258469 µm2	655.5 mW
Ours	332128µm2	10.21 mW

From the above comparisons, optimized design achieves a throughput of 0.72855 Gbps which is faster compared to the previous FPGA implementations. The area occupied by the AES Core is 332128 μm^2 and power consumed by the core is 10.21 mW.

12. Conclusion and Future work

The designed core supports both encryption and decryption standards. Its functionality has been verified using simulation, by taking various inputs and is synthesized by using Xilinx 13.2.The design is targeted on FPGA (spartan-3E).The design uses 2439 slices, 2252 flip flops, 4647 4- input look up tables and operates at 2.84 Gbps (Throughput). Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.21 mW of power for the core area of 332128.742 μm^2.

This Implementation of 128 bit AES using Rijndael algorithm, and the same can be extended to encrypt 192 and 256 bits of plain text data with proper key length, which makes even tougher to decrypt the original data form an unauthorized receivers.

13. References

[1] Alan Kaminsky, Michael Kurdziel, StanisławRadziszowski, "An overview of cryptanalysis research for the advanced encryption standard", IEEE, the 2010 military communications conference - unclassified program - cyber security and network management, pp. 1310, 2010.

[2] M.Matsui, "Linear cryptanalysis method for DES cipher", Eurocrupt, Lncs765, pp.386-397, Springer, 1994.

[3] I.Ben-Aroya. E.Biham, "Differential Cryptanalysis of Lucifer".crypto, journal of cryptology, pp.187-19l, Springer, 1994.

[4] R.Doud, "Hardware Crypto Solutions boost VPN," Electron. Eng. Times, pp. 57–64, April.12, 1999.

[5] C.Phillipsand K.Hodor, "Breaking the 10 k FPGA barrier calls for an ASIC-like design style," Integrated Syst. Design, 1996.

[6] M.Riaz and H. Heys, "The FPGA implementation of RC6 and cast-256 encryption algorithms," in Proc. IEEE 1999 CAN. Conf. electrical and computer engineering, Edmonton, Alta., Canada, march.1999.

[7] Elbirt, "An FPGA implementation and performance evaluation of the cast-256 block cipher," cryptography and information security group, ECE department, Worcester polytechnic institute, Worcester, Ma, Tech. Rep., may 1999.

[8] Sheunn-Shyang Wang and Wan-Sheng Ni, "An Efficient FPGA implementation of advanced encryption Standard Algorithm", International Symposium on circuits and systems, IEEE, pp 597, 2004.

[9] J.Daemenand V.Rijmen, "AES submission document on Rijndael", version 2, September 1999. (http://csrc.nist.gov/cryptotoolkit/AES/Rijndael/Rijndael.pdf).

[10] F.X.Standaert, "AMethodology to implement block ciphers in reconfigurable hardware and as application to fast and compact AES Rijndael. "The field programmable logic array conference, Monterey, California, pp.216-224. 2003.

[11] W.Mclooneand J.V.Mccanny, "Rijndael FPGA implementation utilizing look-up tables signal processing systems", 2001 IEEE workshop on signal processing systems, pp.349-360, 2001.

[12] X.Zhang and K. K. Parhi, "High speed VLSI architectures for AES algorithm", IEEE transactions on VLSI systems, vol.12, no. 9, pp 957-967, 2004.

[13] M. M. WONG, M.L.D. Wong, "A high throughput low power compact AES s-box implementation using composite field arithmetic and algebraic form representation", proc. IEEE 2nd Aseasymposium on quality electronic design, pp 318-323, 2010.

[14] R. Liu, K.K.Parhi "Fast Composite field architectures for advanced encryption standard" proceedings GLSVLSI'08, Orlando, Florida, USA, pp.65-70, may 4–6, 2008.

[15] A. Menezes, P. Van Oorschot, and S. Vanstone, "Handbook of applied cryptography", CRC press, New York, 1997, pp. 81-83.

[16] A. Rudra, P.K. Dubey, C.S. Jutla, V. Kumar, J.R. Rao, and P. Rohatgi. "Efficient Implementation of RijndaelEncryption with composite Field Arithmetic."In proceedings of the cryptographic hardware andembedded systems conference, lecture notes in computer science vol 2162, pp.171-185, Paris, France, may 2001.

[17] C.O'Driscoll. "Hardware Implementation aspects of the Rijndael block cipher". masters thesis. National University of Ireland, cork, Ireland 2001.

[18] Douglas JSmith, "HDL chip design using VHDL or Verilog", Doonepublications, 1996.

[19] Pong P. Chu, "FPGA prototyping by Verilog examples", Wiley publications, 2008.

[20] Sumanth Kumar Reddy S, R.Sakthivel, P Praneeth, "International Journal Of Advanced Engineering Sciences And Technologies" (IJAEST) Vol No. 6, Issue No. 1, pp.022 – 026, 2011.

[21] Nalini C, Dr.Anandmohan P V, Poonaih D.V and V.D Kulkarni, "Compact Designs of SubBytes and MixColumn for AES" IEEE International Advance Computing Conference (IACC), pp.1241-1247, March 2009.

[22] Monicalibertori, Fernando Otero, J.C.Bonadero, Jorge Castineira, "AES-128 Cipher High Speed, Low Cost FPGA Implementation" IEEE, pp.195-198, April 2007.